

# CMOS 21-Stage Counter

High-Voltage Types (20-Volt Rating)

CD4045B is a timing circuit consisting of 21 counter stages, two outputshaping flip-flops, two inverter output drivers, and input inverters for use in a crystal oscillator. The CD4045B configuration provides 21 flip-flop counting stages, and two flipflops for shaping the output waveform for a 3.125% duty cycle. Push-pull operation is provided by the inverter output drivers.

The first inverter is intended for use as a crystal oscillator/amplifier. However, it may be used as a normal logic inverter if desired. A crystal oscillator circuit can be made less sensitive to voltage-supply variations by the use of source resistors. In this device, the sources of the p and n transistors have been brought out to package terminals. If external resistors are not required, the sources must be shorted to their respective substrates (Sp to V<sub>DD</sub>, S<sub>n</sub> to V<sub>SS</sub>). See Fig. 1. The first inverter in conjunction with an outboard inverter, such as 1/6 CD4069, and R<sub>X</sub>, C<sub>X</sub>, and R<sub>S</sub> can also be used to construct an RC oscillator. The following data is supplied as a guide in the selection of values for R<sub>X</sub>,

R<sub>S</sub>, and C<sub>X</sub> used in Fig. 11:

- 1.  $R_X$  max = 10 M $\Omega$  with  $R_S$  = 10 M $\Omega$ and  $C_X = 50 \text{ pF}$
- 2. C<sub>X</sub> max = 25  $\mu$ F with R<sub>S</sub> = 560 k $\Omega$ and  $R_X = 50 \text{ k}\Omega$


The CD4045B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline package (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

#### Applications:

- Digital equipment in which ultra-low dissipation and/or operation using a battery source is required.
- Accurate timing from a crystal oscillator for timing applications such as wall clocks, table clocks, automobile clocks, and digital timing references in any circuit requiring accurately timed outputs at various intervals in the counting sequence.
- Driving miniature synchronous motors, stepping motors, or external bipolar transistors in push-pull fashion.

#### Features:

- Very low operating dissipation . . .
- <1 mW (typ.) @ VDD = 5 V, fø = 1 MHz Output drivers with sink or source capability . . . . . 7 mA (typ.) @ V<sub>DD</sub> = 5 V
- 100% tested for guiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, Standard Specifications for Descripiton of 'B' Series CMOS Devices''



MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )	
Voltages referenced to V <sub>SS</sub> Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V <sub>DD</sub> +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$	. Derate Linearity at 12mW/ <sup>0</sup> C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package)	Types) 100mW
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s ma	x




Fig. 1 - CD4045B and outboard components in a typical 21-stage counter application.

# CD4045B Types

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONE	DITIO	NS	LIMITS AT INDICATED TEMPERATURES (°C)							
CHAHACTERISTIC	Vo	VIN	VDD					+25			т
<u> </u>	(v)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	s
Quiescent Device	-	0,5	5	5	5	150	150	_	0.04	5	
Current, IDD Max.	- 1	0,10	10	10	10.	300	300	-	0.04	10	
		0,15	15	20	20	600	600	· -	0.04	20	μA
	_	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low (Sink)	0.4	0,5	5	4.5	4.3	2.9	2.5	3.6	7	-	
Current IOL Min.	0.5	0,10	10	11.2	10.5	7.7	6.3	9.1	18	-	
	1.5	0,15	15	29.4	28	19.6	16.8	23.8	47	-	mA
Output High (Source)	4.6	0,5	5	-4.5 -4.3 -2.9 -2.5			-3.6	-7	_		
Current, IOH Min.	9.5	0,10	10	-11.2	-10.5	-7.7	-6.3	-9.1	-18	_	
. *	13.5	0,15	15	-29.4	-28	-19.6	-16.8	-23.8	-47	-	
Pin 15 Output	0.4,4.6	0,5	5			_	±0.1	±0.18	-		
Low and High	0.5,9.5	0,10	10			-	±0.2	±0.3	-	mΑ	
Current, IOL, IOH	1.5,13.5	0,15	15			-	±0.5	±1	-		
Output Voltage:		0,5	5		0.05				-	0.05	
Low-Level,	-	0, tO	10	:		0.05		-	_	0.05	
VOL Max.		0,15	15			0.05		_	_	0.05	
Output Voltage:		0,5	5		4.95			4.95	- 5	-	. •
High-Level,	_	0,10	10			9.95		9.95	10	-	
VOH Min.	-	0,15	15	14.95			14.95	15	-	1	
Input Low	0.5,4.5		5			1.5		-		1.5	
Voltage	1,9	-	10			3		_	-	3	
VIL Max.	1.5,13.5	I	15			4		-	-	4	v
Input High	0.5,4.5	-	5			3.5		3.5	-	-	ľ
Voltage,	1,9	1	10	7			7	-	-		
V <sub>IH</sub> Min.	1.5,13.5	-	15	11			11		-		
Input Current I <sub>IN</sub> Max.	_	0,18	18	±0.1	±0.1	±1	±1		±10 <sup>-5</sup>	±0.1	μA

#### **RECOMMENDED OPERATING CONDITIONS**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges

CHARACTERISTIC	VDD	LIN			
	(v)	Min.	Max.	UNITS	
Supply-Voltage Range (For T <sub>A</sub> = Full Package- Temperature Range)		3	18	· v	
	5	_	100		
Minimum Input-Pulse Width, tw	10		50	ns	
-	15	- 1	40		
Maximum Input-Pulse Frequency, fo	5	5	_		
(External Pulse Source)	10	12	_	MHz	
	15	15	-		


μs


ns

μs


%

#### DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C; input tr, tf = 20 ns, $C_L = 50 \text{ pF}, R_L = 200 \text{ k}\Omega$












Fig. 11 - Typical RC circuit.




Fig. 12 - Quiescent-device-current test circuit.







Fig. 13 - Noise-immunity test circuit.











3



Chip dimensions and pad layout for CD4045B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).





Observe nower-sup

NOTE Observe power-supply terminal connections, V<sub>DD</sub> is terminal No. 3 and V<sub>SS</sub> is terminal No. 14 (not 16 and 8 respectively, as in other CD4000B Series 16-lead devices).





10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD4045BE	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4045BE	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

5-Jan-2022

## TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD4045BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4045BE	N	PDIP	16	25	506	13.97	11230	4.32

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated